

FIG. 1A Prior Art




FIG. 1B




FIG. 2 Prior Art




FIG. 3




FIG. 4 Prior Art




FIG. 5A Prior Art




FIG. 5B Prior Art









FIG. 6














119 111/112/113 114

FIG. 10B





FIG. 10C











FIG. 12C














FIG. 16C







FIG. 17B










111/112/113

FIG. 18C











FIG. 21






FIG. 22B




FIG. 22C




FIG. 23A




FIG. 23B





FIG. 24











FIG. 25B














FIG. 29A




FIG. 29B




FIG. 29C




FIG. 29C1




FIG. 30






FIG. 31



OV d Bit Bit Select 0٧ Select Gate Gate 6V-13V-6V: 13V-6V to -10V 13V Select Cell 6V-13V-6V: 13V Select Select 6V: Gate Gate OV. $0 \wedge$ Common Common Source Source FIG.FIG.









FIG. 33B





300

FIG. 34B









FIG. 35B










FIG. 38A




FIG. 38B





FIG. 38C






FIG. 40A




FIG. 40B




FIG. 40C




FIG. 41




FIG. 42




FIG. 43




FIG. 44